FPGA + Wiper 2-Bit (Intermediate Level, VHDL)
Design and test a stateful directional VHDL controller for the Deusto Wiper 2-Bit simulation on a DE1-SoC.
Ready-to-teach resources
1 result
Ready-to-teach resources
1 result
Design and test a stateful directional VHDL controller for the Deusto Wiper 2-Bit simulation on a DE1-SoC.